I. INTRODUCTION
T HE POWER amplifier is one of the key components in mobile communication handsets determining the power consumption and, thus, the battery life of the handsets, and has seen a reduction in module size, supply voltage, and quiescent current. Moreover, in order to accommodate higher data rate and global roaming around the multistandard communication environments, linearity and multimode/multiband capability are being highlighted as the most significant issues of power amplifiers for recent mobile handsets.
As a modulation technique, quadrature phase shift keying (QPSK)/hybrid phase shift keying (HPSK) has been adopted for personal communications service/wide-band code division multiple access (PCS/W-CDMA) and inevitably has a nonconstant envelope, therefore, power amplifiers with high linearity are required in the transmitter system. To obtain both high output power and low nonlinear distortions, several methods of on-chip linearization techniques, keeping the bias of the amplifier as designed up to an input power as large as possible, have been reported [1] , [2] . These linearization techniques have improved output power around 0.5 dB, phase distortion by 2.2 , and adjacent channel power ratio (ACPR)/adjacent channel leakage power ratio (ACLR) around 3.6 dB. Also, the demand for multistandard services requires multimode/multiband power amplifiers with low cost and small size. For multimode/multiband handsets applications, several dual-band power amplifier architectures including one and two amplifier solutions with one or two input, two separate output matching networks have been proposed [3] . For compact multimode/multiband handset, the final goal of the power amplifier is to accomplish one amplifier with one input/output matching network. In this work, we propose a new linearization technique applicable to both PCS and W-CDMA bands for a InGaP heterojunction bipolar transistor (HBT) monolithic microwave integrated circuit (MMIC) power amplifier, and devised a PCS/W-CDMA dual-band MMIC power amplifier of single-input and singleoutput architecture without any modification for switching from band to band. The linearized amplifier improves the input 1-dB gain compression point by 18.5 (20) dB, phase distortion by 6.1 (12.42 ) at the output power of 28 (28) dBm, and ACPR by up to 15.3 (15.7) dB for the PCS (W-CDMA) band. This remarkable improvement was realized by controlling the base bias of the amplifier simply by adding a linearizing shunt capacitor to a novel active bias circuit, and more importantly without almost any increase in chip size. 
II. LINEARIZATION: AMPLIFIER BIAS COMPENSATION
For highly linear power amplifiers, it is necessary to compensate AM-AM and AM-PM distortions that provide negative amplitude and positive phase deviations with the increase of input power. To compensate the distortions effectively, we devised a new on-chip linearizer that is composed of the base-emitter diode of an active bias transistor (HBT2) and a capacitor Cb for shorting the inserted RF signal (Fig. 1) . The linearizing shunt capacitor with the base-emitter diode of the transistor (HBT2) compensates the decreased base bias voltage of the RF amplifier (HBT1) caused by the increased input power level according to the following procedures.
1) The impedance to the linearizer is decreased by the capacitor Cb at the RF frequency.
2) The amount of RF power leak to the linearizer is increased.
3) The rectified dc current to the linearizer makes the voltage drop between the base and emitter of the HBT2. 4) The voltage drop compensates the decreased base bias of the HBT1. Because the impedance of the parallel connection of a resistor R and two series diodes D1/D2 is much higher than the impedance of capacitor Cb at the RF frequency, all the RF signal at node P1 passes through the capacitor Cb, fixing the voltage at point P1. With the increased input power, HBT1 needs more collector current, and, therefore, the base current of HBT1 must be increased. In this case, the voltage at P1 is fixed constantly, in a dc sense, because the current to the diode D1/D2 is much higher than the base current of HBT2. So all the voltage drop between the base and emitter of the HBT2 compensates the base bias drop of the HBT1. With the capacitor, at an input power of 5 dBm increases slightly rather than decreases for both bands while that without the capacitor decreases by 0.24 V. The RF insertion power to the linearizer is also simulated and described in Fig. 2 . The input impedance to the linearizer from the RF amplifier (HBT1) decreases with the addition of capacitor Cb, so there is an increase of RF power to the linearizer. However, the lost power is simulated to be as small as 7/9.7 dBm for the PCS/W-CDMA band, which is a very small amount when considering the first-stage output power of 20.6/20.02 dBm, at an input power of 5 dBm. The lost signal affects the gain decrease of 0.4 dB at low output power level for both PCS and W-CDMA bands, which is very small insertion power loss (Fig. 4) . Fig. 3 shows the simulated gain compressions and phase deviations of the two-stage power amplifier for both PCS and W-CDMA bands. Without the capacitor Cb, the 1-dB compression point is simulated at an input power of 13 ( 13) 
III. PCS/W-CDMA DUAL-BAND POWER AMPLIFIER AND MEASURED RESULTS
A PCS and W-CDMA dual-band MMIC power amplifier of single-input/output architecture by designing the MMIC to have broadband characteristics without any modification for switching from band to band is designed. Fig. 5 is a simplified schematic diagram of the two-stage dual-band power amplifier. We used low-pass matching structures in the input, output, and interstage for broad-band characteristics, and used a series RC network between the collector and base for the driver stage and a parallel RC network at the base for the power stage to reduce low-frequency gain and increase stability. To obtain less than 10 dB and power gain more than 25 dB simultaneously, the input was matched to 50 more closely at the W-CDMA band because the transistor gain decreases as the frequency increases.
The InGaP-GaAs HBT MMIC power amplifier was demonstrated using multiple fingers of a unit transistor of 60 m (emitter area: 2880 m for the power stage and 720 m for the driver stage). The fabricated MMIC power amplifier is shown in Fig. 6 . The total chip size of the MMIC is as small as 840 1100 m including input matching, interstage matching, bias networks, and the capacitor linearizer (depicted in the figure). (Fig. 4) and measurements (Figs. 7 and 8) is even in the worst case as small as 2 dB in output power and 5 dB in ACPR at 28-dBm output power. The measured performances of the two-stage PCS/W-CDMA dual-band power amplifier are summarized in Table I .
IV. CONCLUSION
A new on-chip linearizer composed of the base-emitter diode of an active bias transistor and a linearizing capacitor has been described. The linearizer improves the 1-dB gain compression point by 18.5 (20) dB and phase distortion by 6.1 (12.42 ) for the PCS (W-CDMA) band. A PCS/W-CDMA dual-band power amplifier is successfully fabricated with only one MMIC power amplifier having broad-band characteristics. The fabricated dual-band two-stage HBT MMIC power amplifier exhibits an output power of 30 (28.5) dBm, PAE of 39.5 (36)%, and ACPR of 46 ( 50) dBc at an output power of 28 (28) dBm under 3.4-V operation voltage, and consumes a quiescent current of 95 (95) mA for PCS (W-CDMA) applications.
